Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition

نویسندگان

  • P. K. Rout
  • B. P. Panda
  • D. P. Acharya
چکیده

Phase locked loops find wide application in several modern applications mostly in advance communication and instrumentation systems. PLL being a mixed signal circuit involves design challenge at high frequency. This work analyses the design of a mixed signal phase locked loop for faster phase and frequency locking. The PLL is designed in GPDK090 library of CMOS 90nm process to operate at a frequency of 1GHz with a lock time of 280.6ns. This PLL circuit is observed to consume a power of 11.9mW from a 1.8-V DC supply. Keywords—Phase frequency detector (PFD), loop filter, voltage controlled oscillator (VCO), phase-locked loops (PLLs).

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design Of High Frequency Digital Phase Locked Loops

This paper considers the stability of high order Charge Pump Phase Lock Loop (CP-PLL), proposing a novel means of identifying stable regions for such systems. Traditional design techniques are inefficient for high frequency, high order CPPLL systems. This paper proposes an accurate and efficient means of identifying stable regions for 2 and 3 order high frequency (> 1GHz) CP-PLL. Using exact no...

متن کامل

Design of Low Power, High Gain PLL using CS-VCO on 180nm Technology

This paper investigates the design and performance of the PLL (Phase Locked Loop). The proposed PLL designed with PFD (Phase Frequency Detector), CP (Charge Pump), first order Low Pass Filter and CS-VCO (Current Starved-Voltage Control Oscillator), in this paper the designed PFD used for proposed PLL is free from dead zone. The VCO used for the designed PLL shows larger tuning range and high ga...

متن کامل

طراحی PLL دو حلقه ای مبتنی بر آشکارسازی فاز پنجره‌ای با سرعت قفل بالا، توان مصرفی و اسپور مرجع پایین

In this paper, a dual loop PLL with short locking time, low power consumption and low reference spur is presented. The output frequency and reference frequency of the designed circuit are 3.2 GHz and 50 MHz, respectively, aimed to WiMAX applications. In the proposed circuit in locked state, some parts of the circuit could be powered off, to reduce overall power consumption. Phase detection in t...

متن کامل

ECE-599:Low Power, Adaptive Bandwidth Tracking Phase Locked Loop Design

A low power, adaptive bandwidth tracking Phase Locked Loop (PLL) is presented in this paper. Designed PLL operates over a wide frequency range of 250MHz to 1GHz with a fixed multiplication factor of 8. PLL is optimized for 0.2% UI of r.m.s. jitter over the whole frequency range with bandwidth tracking to keep the power consumption minimum. In addition, a multiplier block is used to increase the...

متن کامل

The Transient Behavior of LC and Ring Oscillators under External Frequency Injection

 In this work, time domain analysis is used to solve Adler’s equation in order to obtain the required time, for an oscillator under external injection, reaching the steady-state condition. Mathematical approach has been applied to fully describe the transient of frequency acquisition in injection-locked LC and Ring oscillators considering their time-varying nature. Then, the analysis is verifie...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011